This is an article on porting my VHDL character generator from a Xilinx Spartan6 device to one with a Spartan3. It starts off as a simple port, analyzing device primitive differences and accounting for them in the design. Along the … Continue reading →
Source: Porting my VHDL Character Generator to Spartan3: Reducing clock speeds and pipelining